This article proposes a new architecture for a digital tanlock loop which eliminates the time-delay block. The =2 (rad) phase shift relationship between the two channels, which is generated by the delay block in the conventional timedelay digital tanlock loop (TDTL), is preserved using two quadrature sampling signals for the loop channels. The proposed system outperformed the original TDTL architecture, when both systems were tested with frequency shift keying input signal. The new system demonstrated better linearity and acquisition speed as well as improved noise performance compared with the original TDTL architecture. Furthermore, the removal of the time-delay block enables all processing to be digitally performed, which reduces the implementation complexity. Both the original TDTL and the new architecture without the delay block were modelled and simulated using MATLAB/Simulink. Implementation issues, including complexity and relation to simulation of both architectures, are also addressed.
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Introduction
Phase-locked loops (PLLs) are widely used in communication systems for modulation, demodulation and synchronisation operations. For example, the receivers in modern wireless communication systems contain PLLs that perform carrier synchronisation and symbol timing recovery tasks (Guan-Chyun and Hung 1996; Gardner 2005; Best 2007 ). PLLs are also extensively used in microprocessors, digital signal processors and control systems (Fitz and Cramer 1995; Guan-Chyun and Hung 1996; Stephens 2001; Crawford 2007) . The basic block diagram of a conventional PLL is shown in Figure 1 . In this feedback system, the phase detector (PD) block compares the phase of the input 'reference' signal (F ref ) with the phase of the output signal (F N ). The output of the PD is used to drive the voltage-controlled oscillator (VCO) block. When the system is in its locked state, the negative feedback adjusts the VCO output so as to maintain a small and constant phase difference between the PD input signals. When this is achieved, the PD input signals will have the same frequency. The optional divider block (ÄN) can be used to generate a low-noise high-frequency signal that is required in some applications (Stephens 2001; Gardner 2005; Best 2007) .
Early generations of PLLs were designed using a variety of analogue circuit techniques. However, due to some inherent drawbacks of analogue circuits such as component tolerance and with the emergence of digital integrated circuit technologies, the design of an all digital PLL (DPLL) became a reality.
The DPLL shown in Figure 2 is similar to the analogue PLL of Figure 1 except that the blocks are all digitally implemented. The digital phase detector (DPD) block is a phaseto-digital converter that senses the phase difference between input signal F ref and the divided version (F N ) of the digital controlled oscillator (DCO) output signal (F DCO ). As stated earlier, the divider block is optional. The output of the DPD is digitally filtered by the digital loop filter and used to drive the DCO (Staszewski et al. 2005; Kratyuk, Hanumolu, Moon, and Maryaram 2007; McCune 2010) .
The extensive literature on DPLLs has many architectures and implementation techniques for the block diagram of Figure 2 . The various approaches depend upon the target application and the system implementation technology. A DPLL architecture that has a number of desirable attributes, which include linearity and insensitivity to variations in input signal power, is the time-delay digital tanlock loop (TDTL; Hussain, Boashash, Hassan-Ali, and Al-Araji 2001). The TDTL solved the practical implementation issues 
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that affected its predecessor, the digital tanlock loop (DTL), by replacing the Hilbert transformation (HT) block with a simple time-delay unit (Jae and Chong 1982) . Essentially, the TDTL consists of two sample and hold blocks, a PD, a digital filter, a digitally controlled oscillator and a time-delay block. This mixed-signal system accepts an analogue signal at its input but digitally performs all the processing. This means that the system can be easily implemented in a digital or a mixed-signal process. However, the replacement of the HT by a time-delay unit led to a slight degradation in the linearity of the locking range characteristic ( . This article proposes an improved TDTL architecture that overcomes the nonlinearity problem through the elimination of the time-delay block. This new no-delay DTL architecture is referred to as no-delay digital tanlock loop (NDTL). The NDTL system modifies the design of the DCO circuitry so that two sampling signals with 90 phase shift are generated in order to maintain the quadrature relationship between the two channels of the system. In this article, Section 2 presents the system architecture and analysis, while the noise analysis of the system is detailed in Section 3. The testing results are presented in Section 4. The circuit implementation complexity of the system is discussed in Section 5. Finally, the conclusions of this article are given in Section 6.
NDTL system architecture and analysis 2.1. NDTL architecture
The architecture of the proposed NDTL system is shown in Figure 3 . The centre frequency of the DCO is set at twice the overall loop DCO (L-DCO) free-running frequency (f 0 ). The DCO signal is then used to drive the two counters whose outputs are used to sample the input signal x(t). Since there is a phase shift of 90 between the outputs of the counters, the quadrature relationship between the two sampling signals is preserved without the need for a phase-shifter in one of the channel's arms.
NDTL analysis
Let the input signal to the loop be a sinusoid as given by Equation (1) xðtÞ
where A is the amplitude of the signal, ! 0 ðrad=sÞ the free running frequency of the DCO and ðtÞ the information-bearing phase in radians. Following a analysis similar to that described in Hussain et al. (2001) , Al-Araji et al. (2006) and Al-Qutayri et al. (2006) , there are two sampling intervals of the DCO between the sampling instants t(k þ 1) and t(k)), which are given by
International Journal of Electronics 181
where T 0 ¼ 2=! 0 is the free-running period of the DCO and c(k À 1) the output of the digital filter at the previous sampling instant. The total times up to the kth sampling instant for both sampling intervals can be defined as
The discretised signals generated by the samplers are
Substituting Equations (4) and (5) in Equations (6) and (7), respectively, yields 
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The phase error between the input signal and the DCO is given by
Therefore, both Equations (8) and (9) may be redefined as
When the signals x(k) and y(k) are applied to the PD, the generated error signal e(k) between the two arms of the loop is
where f ðÞ ¼ À þ ð þ Þ mod 2 and ðkÞ is the phase error. Consequently, the degradation in the linearity of the TDTL system caused by the timedelay unit is eliminated (Hussain et al. 2001; Al-Araji et al. 2006; Al-Qutayri et al. 2006 ).
Since cðkÞ ¼ DðzÞeðkÞ
is the loop filter transfer function and K 0 1 the loop gain, two system difference equations can be derived from Equations (4), (5) and (13), as follows
From Equations (14) and (15), it can be shown that (17), it is evident that apart from a phase shift of 2 ðradÞ, Equations (14) and (15) are similar. Therefore, the sampling signal given by Equation (2) is used to follow the zero crossing of the incoming input signal whilst the shifted signal of Equation (3) samples the input signal with a phase shift of 90 . This maintains the quadrature relationship between the two channels without the need for a phase shifter for the purpose of locking. Therefore, the final difference equation is
2.2.1. First-order locking range analysis For the first-order loop
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Using Equations (1) and (3) and following a analysis similar to that described in Hussain et al. (2001), Al-Araji et al. (2006) and Al-Qutayri et al. (2006) , the difference equation and the locking range, depicted in Figure 4 , for the NDTL first-order system are given by Equations (20) and (21), respectively. The locking range of the first-order TDTL is also included in Figure 4 for comparison.
where ðkÞ is the phase error at the instant k,
Second-order locking range analysis
Using Equations (1) and (3), for the second-order loop that uses the first-order accumulation digital filter with transfer function DðzÞ ¼ G 1 þ G 2 =ð1 À z À1 Þ, the loop difference equation and the locking range, of Figure 5 , are given by Equations (22) and (23). Figure 5 shows also the locking range of the second-order TDTL.
where r ¼ 1 þ G 1 =G 2 , and G 1 and G 2 are the filter coefficients. 
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Noise analysis of the NDTL
The input signal is corrupted by an AWGN (additive white Gaussian noise) with a zero mean and two-sided power spectrum density of G nw ð f Þ ¼ n 0 2 . Therefore, the autocorrelation can be given by the inverse Fourier Transform of G nw ð f Þ as RðÞ ¼ n 0 ðÞ 2 (Peebles 2000; Haykin 2008) , where ðÞ represents the Dirac Delta function. As a result, RðÞ ¼ 0 for 6 ¼ 0; so, any two different samples of this kind of noise are uncorrelated and for this reason they are statistically independent (Mehrotra 2002; Kandeepan 2009 ).
Since the NDTL has a discrete nature, the Chapman-Kolmogorov equation is used to study the statistical analysis of the phase-error process (Jae and Chong 1982; Hussain et al. 2001; Al-Araji et al. 2006 ). The noise (k)'s are mutually independent at any k instant. Therefore, the phase-error process (k) can be regarded as a first-order, discrete time and continuously variable Markov process, which is also governed by modulo 2. The variable Markov process states that the first-order Markov process depends only on the previous state. As a result with a given initial phase error (o), the probability density function (pdf) of (k) will satisfy the Chapman-Kolmogorov equation (Jae and Chong 1982; Hussain et al. 2001; Al-Araji et al. 2006) .
Assuming that the sampled noise process {n(k)} is a sequence of independent and identical disturbances (iid) Gaussian random variables with zero mean and a variance 2 n , the noise samples f 0 ðkÞg (sampled the shifted signal of Equation (3)) is also an iid sequence with the same mean and variance.
Both inputs in Equations (11) and (12) are independent Gaussian random variables with the following statistical characteristics (Jae and Chong 1982) International
where n 0 is of the noise that is sampled at 90 phase shifts, E ½ the expectation (mean) and var½ the variance. Consequently, the joint pdf g(x,y)of the Gaussian random variables x and y is given by
As AGWN has a disturbance effect on both amplitude and phase, both x and y can be redefined as in Equations (28) and (29), respectively.
where both random variables R k and e(k) have the following limits 0 5 R k 5 1 and À 5 eðkÞ 5 . The joint pdf of both random variables R k and e(k) can be obtained from Equation (27) and the pdf p[e(k)] can be computed by integrating over the range from zero to infinity with respect to R k to get
where ¼ A 2 2 2 n is the signal-to-noise ratio (SNR) and f ð, kÞ ¼ ffiffiffiffiffi ffi 2 p cos½eðkÞ À ðkÞ. It is obvious that the peak of p[e(k)] occurs at e(k)¼(k) in the modulo 2 sense; e(k) is usually around f[e(k)] in the presence of noise, and therefore can be decomposed into the term f[e(k)] and the random variable (k) as in Equation (31).
where n(k) lies in the interval (À À f ½ðkÞ, À f ½ðkÞÞ.
Using Equations (30) and (31), the pdf of the random phase-error noise disturbance p[(k)] can be expressed from as
Statistical behaviour of the first-order NDTL in AGWN
From Equation (20), the difference characteristic equation in the presence of noise of the first-order NDTL can be expressed as
The noise (k)'s are mutually independent for different values of k. Therefore, the phase-error process (k) can be regarded as a first-order discrete time and continuously variable Markov process. The first-order Markov process depends only on the previous state; so with a given initial phase error (0), the pdf of (k) will satisfy Chapman-Kolmogorov equation (Jae and Chong 1982; Hussain et al. 2001; Al-Araji et al. 2006) in Equation (34).
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where p kþ1 ðj 0 Þ is the pdf of (k)given an initial condition (0) and q k (|u) the transition pdf of (kþ1) given (k). If (k)is limited to (À, ), Equation (33) can be given by
By squaring both sides of Equation (35) and then taking the statistical expectation, the steady-state variance can be attained as follows (Jae and Chong 1982; Kandeepan 2009 )
Statistical behaviour of the second-order NDTL in AGWN
In the presence of noise and from Equation (22) the difference equation of the secondorder NDTL is
Equation (37) consists of two first-order difference equations that describe two Markov processes, which can be solved in a manner similar to the first-order DTL (Jae and Chong 1982) .
The mean and variance are given by Equations (38) and (39), respectively.
Simulation results
The TDTL and the NDTL were modelled and subsequently simulated using MATLAB/ Simulink. This enabled extensive performance evaluation of each architecture and subsequent comparison between them under the same input conditions. This section presents some of the extensive set of results used to compare NDTL and TDTL. The simulations were performed in both noisy and noise-free environments. The performance of the first-and second-order NDTL systems was evaluated in comparison with that of the respective first-and second-order TDTL systems. The evaluation process included applying various sudden frequency steps and frequency shift keying (FSK) input signals. The sudden frequency changes, which are either less or higher than the DCO free running frequency, are indicated by a negative or a positive step, respectively. This test is usually used to evaluate the acquisition time required by the system to reach its steady state .
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Starting with frequency step test, in the noise-free environment, Figure 6 illustrates the response to positive frequency steps for both the NDTL and the TDTL, respectively. It can be seen that NDTL requires nearly one-third of the time needed by the TDTL to achieve locking state. This is reflected in the much reduced number of samples that the NDTL requires to reach steady state. Another way to express the same results is to use phase-plane plots which show the consecutive phase error samples (k) and (kþ1) of both the NDTL and TDTL. The phase-plane plots, following the application of a positive step, for the first-and second-order NDTL and TDTL are depicted in Figures 7 and 8 , respectively. The improvement in the acquisition time is more profound with the second-order topology compared with the first-order one. This is due to the fact that the loop filter of the second-order loop is triggered by double the L-DCO free running 
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frequency. This will improve the climbing mechanism of the accumulation filter to reach the steady state in half the time required by the TDTL.
The NDTL system was also tested with FSK input signal in noise-free environment and the results, for FSK demodulation, are shown in Figure 9 . It is clear that the acquisition time of the NDTL is three times faster that of the TDTL. This is attributed to the fact that the NDTL uses a DCO with double free running frequency, i.e. shorter intervals between the zero crossing, which reduces both the phase error and acquisition time.
Another performance test was carried out under AWGN where both the first-and second-order NDTL were evaluated and compared with TDTL of the same order. Figure 10 shows the phase noise pdf for the first-order NDTL and TDTL for input SNR ¼ 7 dB. The figure shows the pdf values for various input frequency steps. It is clear, from Figure 10 that the first-order NDTL has better performance than the TDTL when positive or negative frequency steps were applied. Furthermore, it is evident from Figure 10 that the NDTL margin of performance improvement increases with the increase in the input frequency step. This results from the additional phase error that the time-delay block in the TDTL brings to the system as the input signal frequency increases. Figure 11 shows the phase noise pdf for the second-order NDTL and TDTL systems for an input of SNR ¼ 7 dB when applying various step inputs. It is clear that the NDTL system outperformed the TDTL especially for higher frequency steps. 
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The final test is jitter performance, which is evaluated by comparing the difference in time of the zero crossing point between the original signal in noise-free environment and the NDTL output affected by the AWGN noise. Jitter values have a critical impact on many communication systems. The impact of noise on the jitter performance was tested and the results are illustrated in Figure 12 , which indicates that the NDTL outperforms the TDTL as the SNR ratio decreases. For the second-order loop, the NDTL is slightly better than the TDTL.
TDTL and NDTL implementation
The viability of implementing the TDTL on a reconfigurable platform that uses an FPGA (field programmable gate array) was investigated in previous work Al-Araji, Al-Qutayri and Al-Humaidan 2008) . It was demonstrated that the real-time performance of the TDTL closely resembles the simulation results achieved using the model developed for MATLAB/Simulink. The synthesis process of the prototype TDTL used a Xilinx System Generator to generate the necessary hardware description language for the device-optimised block-set from within Simulink. The structure of the reconfigurable first-order TDTL is shown in Figure 13 
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In the FPGA implementation depicted in Figure 13 , the system block that is relatively complex to implement is the arctan PD. This was implemented using the CORDIC algorithm, which can translate trigonometric functions into the necessary International Journal of Electronics 191 digital circuits (Gutierrez and Valls 2009) . Overall the TDTL used a small part of the FPGA chip. The focus of the research work described in this article is on the system architecture. The validity of the simulation model of the original TDTL was verified through comparison with physical implementation in the earlier work outlined above. Having said that, comparing the NDTL and the TDTL, it is possible to see that the modified DCO only requires two additional flip-flops which has a very small cost in terms of gate count. At the same time, the NDTL does not require the delay block which may need to be a true analogue block in some applications. Optimised implementation of the NDTL, as well as other TDTL architectures, in a practical system will depend on the overall system specifications and the target technology. For example, synthesis for full-custom or application specific integrated circuit implementation can result in more optimised circuitry compared with that for an FPGA. Figure 10 . Steady-state pdf of phase error of first-order system for different frequency steps and SNR ¼ 7 dB. Figure 11 . Steady-state pdf of phase error of second-order system for different frequency steps and SNR ¼ 7 dB.
192
O. Al-Kharji AL-Ali et al. Figure 13 . Structure of the reconfigurable TDTL. International Journal of Electronics 193
Conclusions
A DTL with no-time-delay unit (NDTL) has been proposed. The system uses two sampling frequencies with a phase shift of /2 (rad) to preserve the quadrature sampling relationship between the two loop channels. This enhances the linearity of the PD characteristics of the TDTL. The system was evaluated in the presence as well as in the absence of noise. The acquisition performance was assessed, in a noise-free environment, by subjecting it to frequency steps that cause sudden changes in the DCO free running frequency. In addition, the acquisition performance was also evaluated using FSK input signal. The NDTL system performance showed a clear improvement in the acquisition time compared with the TDTL. The improvements in the results are even more pronounced with the second-order NDTL. The acquisition is shown to be three times faster with the new loop compared to the TDTL system. By adding AWGN to the input signal, two performance evaluation tests were performed. They included the pdf and phase noise (jitter). Both tests indicated that the NDTL system outperformed the TDTL. For the pdf test, the first-order NDTL has better performance than the TDTL when positive or negative frequency steps were applied. The margin of improvement increases with the increase of the input frequency step. This results in additional phase error (i.e. non-linearity) that the time-delay block in the TDTL brings to the system as the input signal frequency increases. For the second-order systems, the NDTL system outperformed the TDTL especially for higher frequency steps. The impact of noise on the jitter performance shows that both first-and second-order NDTL systems have better jitter compared with TDTL. Further, the proposed NDTL system can be entirely implemented digitally, which reduces circuit complexity.
